# INTEGRATED CIRCUITS



Product data Supersedes data of 1998 Apr 28

2003 Mar 13



Philips Semiconductors

# 74LV139

### **FEATURES**

- Wide operating voltage: 1.0 V to 5.5 V
- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between  $V_{CC} = 2.7$  V and  $V_{CC} = 3.6$  V
- Typical V<sub>OLP</sub> (output ground bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>amb</sub> = 25 °C
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot) > 2 V at V<sub>CC</sub> = 3.3 V, T<sub>amb</sub> = 25 °C
- Demultiplexing capability
- Two independent 2-to-4 decoders
- Multifunction capability
- Active LOW mutually exclusive outputs
- Output capability: standard
- I<sub>CC</sub> category: MSI

### QUICK REFERENCE DATA

### GND = 0 V; $T_{amb} = 25 \text{ °C}$ ; $t_r = t_f \le 2.5 \text{ ns}$

### **APPLICATIONS**

- Memory decoding or data-routing
- Code conversion

### DESCRIPTION

The 74LV139 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT139.

The 74LV139 is a dual 2-to-4 line decoder/demultiplexer. This device has two independent decoders, each accepting two binary weighted inputs (nA<sub>0</sub> and nA<sub>1</sub>) and providing four mutually exclusive active LOW outputs  $(n\overline{Y}_0 \text{ to } n\overline{Y}_3)$ . Each decoder has an active LOW enable input (nE).

When  $n\overline{E}$  is HIGH, every output is forced HIGH. The enable can be used as the data input for a 1-to-4 demultiplexer application.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay $nA_n$ to $n\overline{Y}_n$ , $n\overline{E}$ to $n\overline{Y}_n$	$C_{L} = 15 \text{ pF};$ $V_{CC} = 3.3 \text{ V}$	11 10	ns
Cl	Input capacitance		3.5	pF
C <sub>PD</sub>	Power dissipation capacitance per multiplexer	$V_{CC} = 3.3 V$ V <sub>I</sub> = GND to V <sub>CC</sub> <sup>1</sup>	42	pF

NOTES:

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W) P<sub>D</sub> = C<sub>PD</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>i</sub> × N +  $\Sigma$  (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) where:

N = number of outputs switching;

 $\begin{array}{l} f_i = \text{input frequency in MHz; } C_L = \text{output load capacitance in pF;} \\ f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V;} \\ \Sigma \left(C_L \times V_{CC}{}^2 \times f_o\right) = \text{sum of the outputs.} \end{array}$ 

### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	PKG. DWG. #
16-Pin Plastic DIL	–40 °C to +125 °C	74LV139N	SOT38-4
16-Pin Plastic SO	–40 °C to +125 °C	74LV139D	SOT109-1
16-Pin Plastic SSOP Type II	–40 °C to +125 °C	74LV139DB	SOT338-1
16-Pin Plastic TSSOP Type I	–40 °C to +125 °C	74LV139PW	SOT403-1

### **PIN CONFIGURATION**

1Ē [1	16 V <sub>CC</sub>
1A <sub>0</sub> 2	15 2E
1A <sub>1</sub> 3	14 2A <sub>0</sub>
1 <u>7</u> 0 4	13 2A <sub>1</sub>
1Ÿ <sub>1</sub> 5	12 2 <sub>70</sub>
1 <u>7</u> 2 6	11 2 <sub>7</sub>
1 <del>7</del> 3 7	10 2Y <sub>2</sub>
GND 8	9 2 <sub>73</sub>
	SV00530

### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1, 15	1Ē, 2Ē	Enable inputs (active LOW)
2, 3	1A <sub>0</sub> , 1A <sub>1</sub>	Address inputs
4, 5, 6, 7	$1\overline{Y}_0$ to $1\overline{Y}_3$	Outputs (active LOW)
8	GND	Ground (0 V)
12, 11, 10, 9	$2\overline{Y}_0$ to $2\overline{Y}_3$	Outputs (active LOW)
14, 13	2A <sub>0</sub> , 2A <sub>1</sub>	Address inputs
16	V <sub>CC</sub>	Positive supply voltage

# 74LV139

4

5

6

7

- 12

- 11


- 10

9


SV00534

1Y<sub>0</sub>

### LOGIC DIAGRAM



### LOGIC SYMBOL (IEEE/IEC)




### **FUNCTION TABLE**

	INPUTS			OUTF	PUTS	
nĒ	nA <sub>0</sub>	nA <sub>1</sub>	n₹₀	n <mark></mark> ₹1	n <mark>₹</mark> 2	n <mark></mark> ₹3
Н	Х	Х	Н	Н	Н	Н
L	L	L	L	Н	Н	Н
L	н	L	н	L	н	н
L	L	Н	н	н	L	н
L	н	Н	Н	Н	Н	L

NOTES:

H = HIGH voltage level L = LOW voltage level

X = don't care



### **FUNCTIONAL DIAGRAM**

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	See Note 1	1.0	3.3	5.5	V
VI	Input voltage		0	-	V <sub>CC</sub>	V
Vo	Output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
		V <sub>CC</sub> = 1.0V to 2.0V	-	-	500	ns/V
		$V_{CC}$ = 2.0V to 2.7V	-	-	200	ns/V
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	V <sub>CC</sub> = 2.7V to 3.6V	-	-	100	ns/V
		V <sub>CC</sub> = 3.6V to 5.5V	-	_	50	ns/V

1. The LV is guaranteed to function down to  $V_{CC} = 1.0 \text{ V}$  (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC} = 1.2 \text{ V}$  to  $V_{CC} = 5.5 \text{ V}$ .

### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +7.0	V
±I <sub>IK</sub>	DC input diode current	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	20	mA
±І <sub>ОК</sub>	DC output diode current	$V_O$ < –0.5 V or $V_O$ > V_{CC} + 0.5 V	50	mA
±IO	DC output source or sink current (standard outputs)	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	25	mA
±I <sub>GND</sub> , ±I <sub>CC</sub>	DC $V_{CC}$ or GND current for types with standard outputs		50	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package – plastic DIL – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: $-40$ °C to $+125$ °C above $+70$ °C derate linearly with 12 mW/K above $+70$ °C derate linearly with 8 mW/K above $+60$ °C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

					LIMITS	_		
SYMBOL	PARAMETER	TEST CONDITIONS	-40	°C to +8	5 °C	–40 °C to	o +125 °C	דואט 🛛
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	1
		V <sub>CC</sub> = 1.2 V	0.9			0.9		
M	HIGH level Input	V <sub>CC</sub> = 2.0 V	1.4			1.4		
$V_{\text{IH}}$	voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0			2.0		1 `
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0.7*V <sub>CC</sub>			0.7*V <sub>CC</sub>		1
		V <sub>CC</sub> = 1.2 V			0.3		0.3	
N	LOW level Input	V <sub>CC</sub> = 2.0 V			0.6		0.6	
VIL	voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8		0.8	1 <sup>×</sup>
		V <sub>CC</sub> = 4.5 V to 5.5			0.3*V <sub>CC</sub>		0.3*V <sub>CC</sub>	1
		$V_{CC}$ = 1.2 V; $V_I$ = $V_{IH}$ or $V_{IL;}$ – $I_O$ = 100 $\mu$ A		1.2				
		$V_{CC}$ = 2.0 V; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; -I <sub>O</sub> = 100 µA	1.8	2.0		1.8		1
V <sub>OH</sub>	HIGH level output voltage; all outputs	$V_{CC}$ = 2.7 V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $-I_O$ = 100 $\mu$ A	2.5	2.7		2.5		V
	voltago, all outputo	$V_{CC}$ = 3.0 V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $-I_O$ = 100 $\mu$ A	2.8	3.0		2.8		1
		$V_{CC}$ = 4.5 V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $-I_O$ = 100 $\mu$ A	4.3	4.5		4.3		1
V <sub>OH</sub>	HIGH level output voltage;	$V_{CC}$ = 3.0 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ – $I_{O}$ = 6 mA	2.40	2.82		2.20		v
VOH	STANDARD outputs	$V_{CC}$ = 4.5 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ –I_O = 12 mA	3.60	4.20		3.50		V
		$V_{CC}$ = 1.2 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 100 $\mu A$		0				
		$V_{CC}$ = 2.0 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 100 $\mu A$		0	0.2		0.2	
V <sub>OL</sub>	LOW level output voltage; all outputs	$V_{CC}$ = 2.7 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 100 $\mu A$		0	0.2		0.2	V
		$V_{CC}$ = 3.0 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 100 $\mu A$		0	0.2		0.2	
		$V_{CC}$ = 4.5 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 100 $\mu A$		0	0.2		0.2	
V <sub>OL</sub>	LOW level output voltage;	$V_{CC}$ = 3.0 V; $V_{I}$ = $V_{IH}$ or $V_{IL}$ ; $I_{O}$ = 6 mA		0.25	0.40		0.50	v
* UL	STANDARD outputs	$V_{CC}$ = 4.5 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 12 mA		0.35	0.55		0.65	Ĺ
I <sub>I</sub>	Input leakage current	$V_{CC}$ = 5.5 V; $V_{I}$ = $V_{CC}$ or GND			1.0		1.0	μA
I <sub>CC</sub>	Quiescent supply current; MSI	$V_{CC}$ = 5.5 V; $V_{I}$ = $V_{CC}$ or GND; $I_{O}$ = 0			20.0		160	μA
$\Delta I_{CC}$	Additional quiescent supply current per input	$V_{CC}$ = 2.7 V to 3.6 V; $V_{I}$ = $V_{CC}$ – 0.6 V			500		850	μΑ

NOTE:

1. All typical values are measured at  $T_{amb}$  = 25  $^\circ C.$ 

### **AC CHARACTERISTICS**

GND = 0 V;  $t_r = t_f \le 2.5$  ns;  $C_L = 50$  pF;  $R_L = 1$  k $\Omega$ 

			CONDITION			LIMITS	;		
SYMBOL	PARAMETER	WAVEFORM	CONDITION	-40	) °C to +85	5 °C	–40 °C to	o +125 °C	UNIT
			V <sub>CC</sub> (V)	MIN	TYP <sup>1</sup>	MAX	MIN	MAX	
			1.2		70				
			2.0		24	31		39	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay $nA_n$ to $\overline{Y}_n$	Figures 1, 2	2.7		18	23		29	ns
			3.0 to 3.6		13 <sup>2</sup>	18		23	
			4.5 to 5.5			15		19	1
			1.2		60				
			2.0		20	27		34	1
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nE to Y <sub>n</sub>	Figures 1, 2	2.7		15	20		25	ns
			3.0 to 3.6		11 <sup>2</sup>	16		20	1
			4.5 to 5.5			13		16	

### NOTES:

1. Unless otherwise stated, all typical values are measured at  $T_{amb}$  = 25  $^\circ\text{C}.$ 

2. Typical values are measured at  $V_{CC}$  = 3.3 V.

### AC WAVEFORMS

 $V_M$  = 1.5 V at  $V_{CC}$   $\geq$  2.7 V and  $\leq$  3.6 V;  $V_M$  = 0.5 V  $\times$   $V_{CC}$  at  $V_{CC}$  < 2.7 V and  $\geq$  4.5 V.  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.




Figure 1. Address input (nA<sub>n</sub>) to output (nYn) propagation delays.




Figure 2. Enable input  $(n\overline{E})$  to output  $(n\overline{Y}_n)$  propagation delays.

### **TEST CIRCUIT**






Figure 3. Load circuitry for switching times.






UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	с	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT38-4					<del>-92-11-17</del> 95-01-14


# SOT38-4



SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm


		(		, pin 1 ir			- - + +	6					L- letail X	Q (A: .p	3) 	ά Α Ι		
							0 L-1		2.5 scale		5 mm 							
DIMENS	Α	nm are A <sub>1</sub>	the orig A <sub>2</sub>	inal dim A <sub>3</sub>	nension b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	Lp	Q	v	w	У	Z <sup>(1)</sup>	θ
							<b>D</b> (1) 6.4 6.0	<b>E<sup>(1)</sup></b> 5.4 5.2	<b>e</b> 0.65	Н <sub>Е</sub> 7.9 7.6	L 1.25	L <sub>p</sub> 1.03 0.63	<b>Q</b> 0.9 0.7	<b>v</b> 0.2	<b>w</b> 0.13	<b>y</b> 0.1	<b>Z<sup>(1)</sup></b> 1.00 0.55	8 <sup>0</sup>
UNIT mm Note 1. Plastic	A max. 2.0 c or meta	<b>A<sub>1</sub></b> 0.21 0.05	<b>A<sub>2</sub></b> 1.80 1.65	<b>A</b> <sub>3</sub> 0.25	<b>b</b> p 0.38 0.25	<b>c</b> 0.20 0.09	6.4 6.0 side are	5.4 5.2	0.65	7.9		1.03	0.9 0.7	0.2 EURO	0.13 PEAN	0.1	1.00 0.55	8° 0°
UNIT mm Note 1. Plastic	A max. 2.0 c or meta	<b>A<sub>1</sub></b> 0.21 0.05	A <sub>2</sub> 1.80 1.65 sions of	<b>A</b> <sub>3</sub> 0.25	<b>b</b> p 0.38 0.25	<b>c</b> 0.20 0.09	6.4 6.0 side are	5.4 5.2 e not inc	0.65	7.9		1.03	0.9 0.7	0.2	0.13 PEAN	0.1	1.00	8° 0°

# E



D

ДУ





SOT338-1

D

Ζ

pin 1 index

e



							0		2.5		5 mm							
									scale									
MENS	IONS (n	nm are 1	the orig	jinal din	nension	s)	L	_ 1 _ 1	scale									
MENS UNIT	IONS (n A max.	nm are	the orig A <sub>2</sub>	inal din A <sub>3</sub>	nension b <sub>p</sub>	s) c	D <sup>(1)</sup>	E <sup>(2)</sup>	scale	HE	 	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ

A2 A<sub>1</sub>

### TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

А

Q  $(A_3)$  X


= v 🕅 A

74LV139

SOT403-1



Η<sub>E</sub>



# Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT403-1		MO-153				<del>-95-04-04</del> 99-12-27

2003 Mar 13

# Dual 2-to-4 line decoder/demultiplexer

### **REVISION HISTORY**

Rev	Date	Description
_3	20030313	Product data (9397 750 11245). ECN 853-1922 29492 of 07 February 2003. Supersedes Product specification of 1998 Apr 20 (9397 750 04424).
		Modifications:
		Quick Reference Data: Correct power dissipation formula in Note 1.
		• Ordering information: delete "North America" column; rename column from "Outside North America" to "Order Code".
		Pin configuration diagram: correct pin number labels .
_2	19980428	Product specification (9397 750 04424). ECN 853-1922 19290 of 28 April 1998. Supersedes data of 1997 Feb 12.

# 74LV139

### Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
111	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax:

sales.addresses@www.semiconductors.philips.com

For sales offices addresses send e-mail to:

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 03-03

9397 750 11245

Let's make things better.



Document order number:

